

## FIGURE 2

卷之三

TITLE: LOW LATENCY LOCK FOR MULTIPROCESSOR COMPUTER SYSTEM  
INVENTOR: Hahn Vo  
ATTY. REF. NO.: H052617.1142US0




FIGURE 3

FIGURE 3: Sequence diagram showing the timing of events for a lock operation in a multiprocessor system.




FIGURE 4

**LOCK FLOW CHART**  
One lock per system

